收藏本站
LHF08CTE
14
4.8 Byte Write Suspend Command
The Byte Write Suspend command allows byte write
interruption to read data in other flash memory
locations. Once the byte write process starts, writing
the Byte Write Suspend command requests that the
WSM suspend the byte write sequence at a
predetermined point in the algorithm. The device
continues to output status register data when read
after the Byte Write Suspend command is written.
Polling status register bits SR.7 and SR.2 can
determine when the byte write operation has been
suspended (both will be set to "1"). RY/BY# will also
transition to V OH . Specification t WHRH1 defines the
byte write suspend latency.
At this point, a Read Array command can be written
to read data from locations other than that which is
suspended. The only other valid commands while
byte write is suspended are Read Status Register
and Byte Write Resume. After Byte Write Resume
command is written to the flash memory, the WSM
will continue the byte write process. Status register
bits SR.2 and SR.7 will automatically clear and
RY/BY# will return to V OL . After the Byte Write
Resume command is written, the device
automatically outputs status register data when read
(see Figure 8). V PP must remain at V PPH1/2/3 (the
same V PP level used for byte write) while in byte write
suspend mode. RP# must also remain at V IH or V HH
(the same RP# level used for byte write).
4.9 Set Block and Master Lock-Bit
Commands
A flexible block locking and unlocking scheme is
enabled via a combination of block lock-bits and a
master lock-bit. The block lock-bits gate program and
erase operations while the master lock-bit gates
block-lock bit modification. With the master lock-bit
not set, individual block lock-bits can be set using the
Set Block Lock-Bit command. The Set Master
Lock-Bit command, in conjunction with RP#=V HH ,
sets the master lock-bit. After the master lock-bit is
set, subsequent setting of block lock-bits requires
the RP# pin. See Table 6 for a summary of hardware
and software write protection options.
Set block lock-bit and master lock-bit are executed by
a two-cycle command sequence. The set block or
master lock-bit setup along with appropriate block or
device address is written followed by either the set
block lock-bit confirm (and an address within the
block to be locked) or the set master lock-bit confirm
(and any device address). The WSM then controls
the set lock-bit algorithm. After the sequence is
written, the device automatically outputs status
register data when read (see Figure 9). The CPU can
detect the completion of the set lock-bit event by
analyzing the RY/BY# pin output or status register bit
SR.7.
When the set lock-bit operation is complete, status
register bit SR.4 should be checked. If an error is
detected, the status register should be cleared. The
CUI will remain in read status register mode until a
new command is issued.
This two-step sequence of set-up followed by
execution ensures that lock-bits are not accidentally
set. An invalid Set Block or Master Lock-Bit
command will result in status register bits SR.4 and
SR.5 being set to "1". Also, reliable operations occur
only when V CC =V CC2/3/4 and V PP =V PPH1/2/3 . In the
absence of this high voltage, lock-bit contents are
protected against alteration.
A successful set block lock-bit operation requires that
the master lock-bit be cleared or, if the master
lock-bit is set, that RP#=V HH . If it is attempted with
the master lock-bit set and RP#=V IH , SR.1 and SR.4
will be set to "1" and the operation will fail. Set block
lock-bit operations while V IH <RP#<V HH produce
spurious results and should not be attempted. A
successful set master lock-bit operation requires that
RP#=V HH . If it is attempted with RP#=V IH , SR.1 and
SR.4 will be set to "1" and the operation will fail. Set
master lock-bit operations with V IH <RP#<V HH
produce spurious results and should not be
attempted.
both the Set Block Lock-Bit command and V HH on
Rev. 1.3
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
LH28F160S3HNS-TV IC FLASH 16MBIT 100NS 56SSOP
LH28F160S5HNS-S1 IC FLASH 16MBIT 70NS 56SSOP
LH28F320S3HNS-ZM IC FLASH 32MBIT 110NS 56SSOP
LH28F320SKTD-ZR IC FLASH 32MBIT 70NS 48TSOP
LHF00L28 IC FLASH 16MBIT 70NS 48TSOP
LPM409 CHASSIS STNRD 4SLOT CHASSIS W/INPUT LEAD
LS15RB1201J04 POE SPLITTER 10.8W 12V @0.9A
LT1932ES6#TRMPBF IC LED DRIVR WHITE BCKLGT TSOT-6
相关代理商/技术参数
LH28F008SCHT-TL12 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Flash EEPROM
LH28F008SCHT-TL15 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Flash EEPROM
LH28F008SCHT-V12 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Flash EEPROM
LH28F008SCHT-V85 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Flash EEPROM
LH28F008SCH-V 制造商:SHARP 制造商全称:Sharp Electrionic Components 功能描述:8-MBIT(1 MB x 8) SmartVoltage Flash MEMORY
LH28F008SCL-12 制造商:SHARP 制造商全称:Sharp Electrionic Components 功能描述:Flash Memory 8M (1M 】8)
LH28F008SCL-85 制造商:SHARP 制造商全称:Sharp Electrionic Components 功能描述:Flash Memory 8M (1M 】8)
LH28F008SCN-12 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Flash EEPROM